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Abstract 
The analytical model of the small-signal current and capacitance characteristics of RF 
graphene FET is presented. The model is based on explicit distributions of chemical potential 
in graphene channels (including ambipolar conductivity at high source-drain bias) obtained in 
the framework of drift-diffusion current continuity equation solution. Small-signal 
transconductance and output conductance characteristics are modeled taking into account the 
two modes of drain current saturation including drift velocity saturation or electrostatic 
pinch-off. Analytical closed expression for the complex current gain and the cutoff frequency 
of high-frequency GFETs are obtained. The model allows describe an impact of parasitic 
resistances, capacitances, interface traps on extrinsic current gain and cut-off frequency. 
 
1. Introduction 
The radio frequency (RF) electronic devices play a central role in modern telecommunication systems. 
The new communication systems demand high frequency low power consumption with high degree of 
integration, along with good performance even under harsh environment such as radiation, etc. The unique 
properties of graphene [1] yield new opportunities to improve radio frequency low noise amplifiers. 
Graphene exhibits a very large carrier mobility, which is at least one order of magnitude greater than in Si 
that enables creation of devices with high current density and operational efficiency [2, 3]. The lack of a 
bandgap put a huge obstacle in applications of large-area graphene field-effects transistors (GFET) in digital 
circuits due to low on–off current ratios. Nevertheless the GFETs in RF applications are not required good 
on-off characteristics in itself and can benefit from the high mobility values offered by large-area graphene 
[4]. The significant progress in fabrication of RF GFETs with high performance characteristics (with 
frequencies as high as 300 GHz) have been reported [5].  
One of the main possible application fields of graphene-based devices is space-borne RF 
telecommunications systems. Therefore, it is important to study the impact of radiation-induced interface 
traps on the high-frequency behavior of graphene RF transistors and, particularly, cutoff frequency. We have 
developed in this work a quantitative model of the capacitive and current small-signal parameters with 
consideration of interface trap buildup impact. 
The paper is organized as follows. Sec.2 is devoted to the model background equations. Analytical I-V 
model in diffusion-drift approximation with two type of current saturation and a new unified approach to the 
current saturation mode modeling are briefly described in Sec.3. Capacitance and current small-signal 
parameters models are derived in Sec. 4-5. Frequency-dependent current gain and cutoff frequency 
simulations are presented in Sec.6. 
2. Model background equations 
This paper is based mainly on the physical model of GFET operation described in Ref.[6]. In this section 
we recall briefly the main equations of the diffusion-drift model for I-V characteristics in graphene presented 
in. Based on analytical solution of the current continuity equation in a diffusion-drift approximation we have 
obtained the explicit relationships for the distributions of the chemical and electrostatic potentials along the 
channel length separately and electrochemical potential as a whole 
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where ( )0ζ , ( )0µ  and ( )0ϕ  are the chemical, electrochemical and electrostatic potentials nearby the 
source controlled by the gate-source bias GSV , ( )/ /D S S Fn dn dε ε=  is the diffusion energy near the source, 
and the ratio of diffusion to drift current is expressed through the oxide (Cox), the quantum (CQ) and the 
interface trap (Cit) capacitances per unit area 
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The total drain current at constant temperature can be written as gradient of the electrochemical potential 
taken in the vicinity of the source 
( ) ( )0 0
0
10 0 1 exp
1
1 exp 2
D
D S S
x D
DS
DSAT
DSAT
d W eVI W n e D N
dx L
VI
V
µ κ κµ κ κ ε=
⎛ ⎞⎛ ⎞+⎛ ⎞= − = − − ≡⎜ ⎟⎜ ⎟⎜ ⎟ ⎜ ⎟+⎝ ⎠ ⎝ ⎠⎝ ⎠
⎛ ⎞⎛ ⎞≡ − −⎜ ⎟⎜ ⎟⎜ ⎟⎝ ⎠⎝ ⎠
   (3) 
where W is the channel width, 0D  is the diffusion constant and the Einstein relation 0 0 /DD eµ ε=  is 
employed. Notice that the total two-dimensional charge density ( ) ( )S e h S e heN e n n en e n n= + ≅ = −  
practically equals to charge imbalance density excepting the vicinity of the charge neutrality point where 
diffusion-drift approximation is failed. The characteristic saturation source-drain voltage DSATV  can be 
defined as follows [6] 
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where ( )0Fε ζ=  is the Fermi energy (the same chemical potential) nearby the source (recall that / 2D Fε ε≅  
far enough from the neutrality point in graphene). The chemical potential near the drain is expressed from 
Eq.1b as ( ) ( )1 D DSAT FL V Vζ ε= − , and the condition D DSATV V=  corresponds to zero of the chemical 
potential and current saturation due to electrostatic blocking which is known as pinch-off for silicon 
MOSFETs  [7]. It is instructive to compare saturation voltages in GFETs and Si-MOSFETs where above the 
threshold voltage TV  we have 
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here DC  is the depletion layer capacitance and D oxC Cξ =  is the Si substrate influence factor. The channel 
capacitance is defined as 
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Recalling S Q Den C ε=  and Eq.2 and 4 one can get useful relations 
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The latter relation corrected at the CNP ( 0Fε = ) in homogeneous graphene by residual concentration 
( )( )20/ 6i Bn k T vπ= ?  and connecting the analytic equations for channel capacitance, saturation voltage and 
charge density yields excellent numerical exactness for all temperatures and oxide gate parameters. 
3. Saturation current DC parameters of GFET 
A. Two modes of drain current saturation 
The field-effect transistor is fundamentally non-linear device working at large biases generally on all 
electrodes. The saturation of the channel current in FETs at high source-drain electric field has two-fold 
origin, namely, (i) the current blocking due to carrier density depletion near the drain, and (ii) the carrier 
velocity saturation due to optical phonon emission. The saturation current for pinch-off case arising due to 
saturation of lateral electric field near the source is represented as follows  
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where the Einstein relation connecting low-field conductivity 0σ  near the source, diffusivity 0D  and 
quantum capacitance in a form 0 0QD C σ=  was used. 
Another representation of the pinch-off saturation current is ( )0DSAT S SI Wen v= , where the characteristic 
velocity is defined as 
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The current saturation for short-channel FETs (typically L ≤ 0.5 µm) is bound to the velocity saturation 
due to scattering on optical phonons. For the velocity saturation optv  it has experimentally and theoretically 
obtained the relation ( )0opt Fv v ε= Ω? , where optΩ ≅?  50 meV is of order of the optical phonon energy [8]. 
The channel current saturates due to velocity saturation at ( )0DSAT S optI Wen v= . Note, that for diffusive 
channel optv  is a maximum velocity of dissipative motion which is in any case less than the speed 0v  of 
ballistic carriers in graphene. One can introduce the dimensionless parameter discriminating the two types of 
current saturation in FET [9] 
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where a new characteristic drain voltage is defined 
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When a ?? 1 (long channels and thin gate insulators, low carrier densities and mobilities) the 
electrostatic pinch-off prevails, and if a ??1 the carrier velocity saturation determines the saturation current 
of FETs. Thereby the drain current can be rewritten in a unified manner for both cases 
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where { }min ,SAT opt Sv v v= . A convenient analytical interpolation can be used  
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which provides convenient analytical description of crossover between two modes of saturation. 
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Note, that empirical relationships for high-field drift velocity 
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originating from early work of Thornber [10] and traditionally used in CMOS compact modeling [11] also is 
nothing but empirical interpolation having besides a significant shortage. This equation does not provide fast 
saturation and yields only 1// 2 nSATv  at 0/SATE v µ= . To remove this shortage for best fitting with 
experiments a joint interpolation is typically used in CMOS design practice with 02 /SAT SATE v µ=  and 
artificial fitting to obey a formal condition ( )SAT SATv E v= . A use of analytic interpolation Eq.13 allows to get 
rid of piecewise description and senseless fitting parameter n. 
B. Unified model for the two saturation modes 
Using Eq.12 and 13 a unified relationship for I-V characteristics can be rewritten as 
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Notice that near the charge neutrality point when 0 02 /DSAT D optV V v L µ< =  the “square law” is valid 
practically at any parameters due to that that electrostatic pinch-off occurs before velocity saturation. This 
point has confirmed experimentally in Ref.[12]. Further, introducing convenient notation 
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meaning the lesser of 0DV  or DSATV , the drain current as function of drain-source voltage can be represented  
by the relation similar to Eq.7 
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where the maximum value of the low-field output conductance is expressed as follows 
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The transit time through the whole channel length for a ? 1 (VDSAT<VD0) was found in Ref.[6] as 
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Velocity saturation requires that the Eq.19 for transit time should be modified as follows 
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4. Small-signal current parameters model 
In this section, the calculation of the current small-signal parameters of GFETs based on modified 
diffusion-drift model is described. In RF applications the transistor in small-signal amplifiers is operated in 
the on-state and input small a.c. radio-frequency signals are imposed onto the d.c. gate–source voltage. Here 
we describe a small-signal equivalent circuit model based on a combination of known physics in the small 
signal limit and generally common behavior for all field effect type devices. 
 5
 
A. Input gate admittance and capacitance 
The input gate small-signal admittance may be modeled as an inverse sum of the impedances of the gate 
oxide capacitance and graphene sheet 
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Taking into account the interface traps existence the frequency-dependent graphene sheet impedance may 
be in a single level trap approximation modeled as [13] 
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where Cit is the low frequency interface trap capacitance, rτ  is the characteristic time constant of the 
interface traps recharging typically smaller than 1 MHz. The frequency-dependent input gate capacitance is 
determined as 
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For low frequencies 1rωτ <<  we have the low-frequency gate capacitance 
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We are interested here in the high-frequency case 1rωτ >>  when S QY i Cω≅  and the interface traps do not 
respond to external a.c. gate signal. In this case the high-frequency gate capacitance is frequency and 
interface traps independent  
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although the presence of the interface traps distorts the C-V characteristics stretching out the C-V curves 
along the voltage axes. Frequency-dependent response of interface traps yields a peak for ~ 1rωτ  with non-
zero Re GY  carrying information about interface traps parameters (so called conduction method of extraction 
[13]). 
B. Small-signal response matrices of GFET represented as two-port network 
The RF performance of FETs are characterized in terms of small-signal parameters such as internal gate 
transconductance (gm), the output conductance (gD), and the gate-to-source CGS and the gate-to-drain (CGD) 
capacitances. This is illustrated by a small-signal equivalent circuit in Fig. 1 where RD and RS are the drain 
and the source access resistances, respectively [4, 14].  
 
Fig.1. Common source small-signal equivalent circuit of GFET without parasitic capacitances and gate impedance. 
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Small-signal current equations for two-port pi network 
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Inversing the admittance matrix we get the intrinsic impedance matrix 1Z Y −=  with the components 
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The components of admittance matrix describe high-frequency small-signal response of field-effect 
transistors. 
C. Intrinsic output conductance and transconductance 
Ignoring many complications one can conclude that current-voltage characteristics with saturation may 
easily parameterized by the two parameters: the output conductance and the saturation voltage. The drain 
conductance as function of the node biases (closely connected with low-field conductance 0Dg ) can be 
calculated using Eq.17 as a partial derivative with fixed GSV  
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where gD0 is given by Eq.18. 
One of the most important small-signal parameter for high-frequency performance prediction is the 
intrinsic gate transconductance mg . Transconductance depends generally on microscopic mobility slightly 
varying with the gate voltage the underlying mechanism and quantitative description of that has not been yet 
understood and developed in details. Omitting here this point the microscopic mobility will be considered as 
to be independent on the gate bias in this paper. Exact view of relation the intrinsic transconductance for 
arbitrary value of the parameter a depends on the choice of approximation for current and has awkward 
form. We will use here a convenient approximation 
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The transconductance the gm increases linearly with VDS up to saturation on maximum level 
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D. Role of the contact resistances 
Significant limitation of state-of-the-art GFETs is the substantial access resistance due to the significant 
gaps between the source-gate and gate-drain electrodes, where a large portion of the graphene channel in the 
gap area is not gated. Access and parasitic contact resistances can significantly degrade performance 
characteristics of GFETs. Unfortunately the typical values of state-of-the-art graphene-metal contacts may be 
as high as hundreds of Ohm×µm and larger [15]. The voltage drops on the source and the drain resistances 
(RS and RD) stipulate that internal node voltages ( intGSV  and intDSV ) immediately governing the drain current may 
be sufficiently smaller than the voltages applied to external contacts ( extGSV  and 
ext
DSV ). For voltage-independent 
contact resistances the elementary Kirchhoff laws yield ( )int int int,extGS GS D GS DS SV V I V V R= − , 
( )( )int int int,extDS DS D GS DS S DV V I V V R R= − + . Taking the derivatives of the drain current as function of two internal 
voltages ( ) ( )int int int intext ext extm m GS GS D DS DSg g V V g V V= ∂ ∂ + ∂ ∂  one can obtained useful relationships connecting intrinsic 
and extrinsic steady-state (DC) parameters (see, for example [16]  
( )
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ext mD
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GS m S D S D
gIg
V g R g R R
∂= =∂ + + + , ( )
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int int1
ext D D
D ext
DS m S D S D
I gg
V g R g R R
∂= =∂ + + + . (32) 
The contact and access resistances may be fundamentally limiting predicted gain and THz capabilities of 
GFETs, since poor contacts can significantly decrease gm and fT. [17, 18]. The formation of the self-aligned 
source and drain electrodes allows precise positioning of the source–drain edges with the gate edges, and 
thus substantially reduces the access resistance and improves the performance of the graphene transistor [5]. 
 
Fig. 2a. Simulated extrinsic transconductance as functions of VGS 
at VDS = 1 V for different contact resistances RS = RD=400 Ω×µm 
(lower curves) and  RS = RD=100 Ω×µm (upper curve) for zero 
interface trap density (solid lines) and Cit = 3 fF/µm2 ( dashed 
lines); W / L = 1µm/0.5 µm, µ0 = 2000 cm2 /V-s; dox =10 nm, εox=4, T=300 K, vopt  = 0.5 v0 
Fig. 2b. Simulated transconductance as functions of VDS at 
VGS = 1 V for different contact resistances RS = RD=400 
Ω×µm (lower curves, brown lines online) and  RS = RD=100 
Ω×µm (upper curves, green lines online) for zero interface 
trap density (solid lines) and Cit = 3 fF/µm2 ( dashed lines); 
W / L = 1µm/0.5 µm, µ0 = 2000 cm2 /V-s; dox =10 nm, εox=4, 
T=300 K, vopt  = 0.5 v0
 
Fig. 2c. Simulated extrinsic transconductance as functions of VGS and VDS  at W / L = 1µm/0.2 µm, RS = RD=500 Ω×µm, µ0 = 
2000 cm2 /V-s; dox =10 nm, εox=4, T=300 K, vopt  = 0.5 v0, Cit = 0 
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Figs.2 display simulated transconductance as function of VGS and VDS at different parasitic resistances and 
interface trap capacitances. Notice that although the interface traps do not respond to input high-frequency 
small a.c. signals they respond to relatively slow large-signal d.c. VGS variation. 
5. Small-signal capacitance model 
To obtain mutual capacitances between the gate, source and drain one should derive an explicit 
dependence of the full channel charge ( ),C GS DSQ V V  as explicit function of the node voltages. It can only be 
done using a detailed model of charge and potential distribution in Ref. [6]. The Eq.1b for the chemical 
potential distribution can rewritten as follows 
( ) ( ) 20 1 1 exp
2
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εε ε ⎡ ⎤⎡ ⎤⎛ ⎞= + − − −⎢ ⎥⎢ ⎥⎜ ⎟⎢ ⎥⎢ ⎥⎝ ⎠⎣ ⎦⎣ ⎦
,    (33) 
where εF(0) is the Fermi energy near the drain imposed by the gate-source voltage. The onset of saturation at 
VDS =VDSAT corresponds exactly to the zero Fermi energy near the drain ( ) 0F Lε = . Once VDS exceeds VDSAT 
the conduction type at the drain end of the channel switches from n-type to p-type and the chemical potential 
near the drain becomes the negative. The region of positive charge creeps into the channel as VDS increases 
and its front is determined by the condition ( )0 0F xε =  
( ) 20 21
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V
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e
−
−
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−
,  DS DSATV V≥ .   (34) 
A. Channel charge as function of the node biases 
To obtain the full channel charge QC (VGS,VDS) one should to integrate the channel charge density 
distribution over the channel length L assuming validity of the gradual channel approximation (i.e. the 
condition of planar electric neutrality along the channel).  
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where QC0 = QC (VGS,VDS =0) and the first and the second terms in Eq.35b correspond to the full charge of the 
electron and the hole parts of the channel correspondingly. Performing integration with an explicit 
dependence ( )F xε  from Eq.1 we have found the channel charge as function of dimensionless variable 
DS DSATs V V≡  introduced for brevity 
( ) ( )0C C GSQ Q V F s=      (36a) 
where dimensionless F(s) function is defined as follows 
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It is useful to determine the derivative of the F(s)  
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Despite of its piecewise character the universal F(s) dependence behaves as a smooth function of its variable 
(see Fig.3) 
 
Fig. 3. Universal curves F(s) and its derivative. 
B. Gate-source and gate-drain capacitances 
Neglecting charged oxide defects (interface traps) we have equality of the gate and the channel 
capacitances ( ) ( )G C C GS G GSС C Q V e N V= = ∂ ∂ = ∂ ∂ .For the common source circuit the total gate 
capacitances GGC  at finite drain-source VDS is defined as 
DS
С
GG GS GD
GS V
QC C C
V
⎛ ⎞∂= + = ⎜ ⎟∂⎝ ⎠
,     (36) 
and taking into account GD GS DSV V V= −  one obtains the full gate-drain and the gate-source capacitances GDC  
and GSC  as functions of the gate and the drain voltages 
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⎛ ⎞ ⎛ ⎞∂ ∂= +⎜ ⎟ ⎜ ⎟∂ ∂⎝ ⎠ ⎝ ⎠
.   (37) 
The magnitude of the ratio CGS to CGD characterizes an extent of the channel charge control by the gate and 
absence of the direct coupling capacitance between the gate and drain nodes [19]. Taking into account Eq.7 
the direct differentiations yield 
( ) ( ) ( )0
2
C GS CH
GD
DSAT
Q V dF s dF sWLCC
V ds ds
⎛ ⎞ ⎛ ⎞= − = −⎜ ⎟ ⎜ ⎟⎝ ⎠ ⎝ ⎠
,    (38a) 
( ) ( )
2
DSAT
GG CH
GS
dF s VsC WLC F s
ds V
⎡ ⎤⎛ ⎞⎛ ⎞∂= + −⎢ ⎥⎜ ⎟⎜ ⎟∂⎢ ⎥⎝ ⎠⎝ ⎠⎣ ⎦
,    (38b) 
( ) ( )1 1
2
DSAT
GS CH
GS
dF s V
C WLC F s s
ds V
⎡ ⎤⎛ ⎞⎛ ⎞ ⎛ ⎞∂= + − −⎢ ⎥⎜ ⎟⎜ ⎟ ⎜ ⎟⎜ ⎟⎜ ⎟∂⎢ ⎥⎝ ⎠⎝ ⎠⎝ ⎠⎣ ⎦
.    (38c) 
The relationship  
1DSAT CH
GS ox
V C
V C
∂ = +∂ ,        
following from Eq.4, accomplishes a closed set of explicit equations for analytical calculation of small-signal 
capacitance characteristics. Simulated small-signal capacitance dependencies on VDS and/or VGS are depicted 
in Figs.4-6. 
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Fig.4.  Simulated gate capacitance as functions of gate-source and drain source voltages. 
 
 
Fig.5a.  Simulated small-signal capacitances normalized to Cox 
as functions of VGS (VNP = 0) at VDS = 0.5 V; dox =10 nm, εox=4, 
(room temperature) 
Fig.5b.  The same curves calculated at VDS = 0.001 V; CGG = CG 
=2 CGD = 2 CGS as expected 
 
 
Fig. 6a.  Simulated small-signal capacitances normalized to Cox 
as functions of VDS at VGS = 2 V; VNP = 0; dox =10 nm, εox=4, 
(room temperature) 
Fig. 6b.  The same curves calculated at VGS = 0.2 V.  
 
The equations can be easily generalized for non-zero interface trap density case noticing that the gate and 
the channel capacitances are connected with each other as [6] 
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1G it
CH Q
C C
C C
= +         
Of course, there are unavoidably additional parasitic reciprocal capacitive electrostatic couplings between 
the gate and source/drain electrodes which were not considered above. These parasitic elements limit the 
drive capability and switching speed of the device and should be minimized but cannot be eliminated 
entirely. 
 
6. Frequency-dependent current gain and cutoff frequency 
This section is devoted to modeling of the complex current gain h21 and the cutoff frequency fT which is 
one of the main figures-of-merit of RF transistors. 
A. Intrinsic current gain and cutoff frequency 
Neglecting temporarily the problem of parasitic capacitances and series resistances in the source-drain 
circuit the intrinsic short-circuit current gain can be written as 
( ) ( ) ( )( )
int 21
21
22
D
GS G
GS G I m GDD
G GS D GGV I
V I g i CI zh
I V I z i C
ωω ω
∂ ∂⎛ ⎞ +∂= = − = − =⎜ ⎟∂ ∂ ∂⎝ ⎠
.   (39) 
The cut-off frequency fT defined as the frequency at which the gain becomes unity is the most widely 
used figure-of-merit for RF devices and is, in effect, the highest frequency a FET is useful in RF 
applications. The condition ( )21 1Th ω =  yields 
( ) ( )1/2 1/22 2 22 1m mT GG GD GG
g gf
C C C
π η= =− −       
where /GD GGC Cη = . Omitting for brevity the factor η  typically small for large VDS and taking into account 
Eqs.30 and 38 the cut-off frequency may be represented as follows 
( )
( )
00 0
2
1 exp 2
2
2 1 1 '
2
DS SS
T
DS CH DS
DSAT ox DSAT
V VVf
L V C VF s F
V C V
µπ − −= ⎛ ⎞⎛ ⎞⎛ ⎞ ⎛ ⎞+ + −⎜ ⎟⎜ ⎟⎜ ⎟ ⎜ ⎟⎜ ⎟⎝ ⎠⎝ ⎠ ⎝ ⎠⎝ ⎠
    (40) 
Simple analysis yields that low VDS we have 20 /T DSf V Lµ∝  and in the current saturation mode ( 0DS SV V> ) 
0 0
02
0 0
2
0
02
,
22
2
, .
2
optD
DS DSAT D
S
T
DSAT
DS D DSAT
vV V V VV L Lf
L V V V V
L
µ
µπ µ
⎧ = > >⎪⎪≅ = ⎨⎪ > >⎪⎩
   (41) 
Naturally, the intrinsic cutoff frequency in any case is determined by the carrier transit time through the 
channel. Both L-1 in short-channel GFETs [20, 21] and L-2 [8] has been observed experimentally depending 
on operation mode. 
B. Extrinsic current gain and cut-off frequency 
Extrinsic short circuit small-signal current gain depends additionally on contact drain and source 
resistance ( SD S DR R R= + ). Modifying Eq. 39 we have 
( ) 2121
22
ext S
SD
z Rh
z R
ω += − +      (42) 
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Fig.7.  Absolute value of complex current gain Abs[h21] and the imagine part of -1/h21 simulated as functions of frequency 
demonstrating  typical slopes 20 dB/decade at f < fT. Intersections with dashed lines correspond to the cutoff frequency fT (~100 
GHz) Simulations performed for W=L= 1µm; µ0 = 2000 cm2 /V-s; VDS = VGS = 1 V, dox = 10 nm, εox=4, T=300 K, Cit = 3 fF/µm2, 
RS = RD = 1 kΩ, dox =10 nm, vopt  = 0.5 v0. 
 
Fig.7 shows simulated dependencies of Abs[h21] and Im [1/h21] as functions of frequency exhibiting 
“ideal” slope -20 dB/decade. 
Equating to unity the extrinsic short-circuit current gain modified for non-zero SDR  
( ) 2121
22
1ext ext ST
SD
z Rh
z R
ω += =+       (42) 
and neglecting GD mC gω <<  and GS GD GG D GD mC C C g C gω << +  one can found the extrinsic cut-off frequency 
( )( ) ( ) 1/ 22 2 2
1
2 1
m
T
GG D SD GD m SD GG D GD m S
gf
C g R C g R C g C g Rπ
≅ ⎡ ⎤+ + − +⎣ ⎦
.   (44) 
In practice, due to unavoidable parasitic capacitance presence the cut-off frequency Tf  might be 
significantly below its theoretical maximum value. We modeled here this modifying Eq.43 as follows 
GG GG oxC C par C WL→ +  and GD GD oxC C par C WL→ + , where par is dimensionless factor characterizing a 
fraction of parasitic capacitance. 
 
Fig. 8. Simulated cut-off frequency fT as functions of VGS 
at VDS =1 V for different contact resistances RS = RD=400 
Ω×µm (lower curve) and  RS = RD=100 Ω×µm (upper 
curve) W / L = 1µm/0.5 µm, µ0 = 2000 cm2 /V-s; dox =10 
nm, εox=4, T=300 K and Cit = 0 fF/µm2 , vopt  = 0.5 v0, 
par=0.5 
Fig.9. Simulated cut-off frequency fT as function of VGS at VDS =1 V for 
different parasitic capacitances par=0.5 (lower curve), par=0 (upper) 
and par=0.1 (intermediate); W / L = 1µm/0.5 µm, µ0 = 2000 cm2 /V-s; 
dox =10 nm, εox=4, T=300 K, vopt  = 0.5 v0, RS = RD=400 Ω×µm, Cit = 0 
fF/µm2 
As can be seen from the Figs.8-9, the cut-off frequency fT can be maximized through minimization of 
parasitic capacitances and resistances. 
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Fig.10. Simulated cut-off frequency fT as simultaneous function of VGS and VDS calculated for and Cit = 0 fF/µm2, W / L = 1µm/1 µm, 
µ0 = 1000 cm2 /V-s; dox =10 nm, εox=4, T=300 K, vopt  = 0.5 v0, par=0.5, RS = RD=1 kΩ×µm. 
 
Fig.10 displays 3D plot for simulated dependence of extrinsic cut-off frequency as function gate-source and 
drain-source voltages. Characteristic peak of the fT dependence on VGS [22] is explained by presence of the 
peak in gm(VGS) dependence (see Fig.2a) appearing mainly because of the parasitic resistances presence.  
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